

09/78

Class	Subclass
ISSUE CLASSIFICATION	

PATENT NUMBER

U.S. UTILITY Patent Application

<p><i>ML</i> O.I.P.E.</p> <p>SCANNED <i>AC3</i> O.A. <i>AA</i></p>	PATENT DATE
--------------------------------------------------------------------	-------------

APPLICATION NO. 09/916598	CONT/PRIOR	CLASS 265 710	SUBCLASS W3	ART UNIT 2818 2181	EXAMINER Auer
------------------------------	------------	--------------------------------	----------------	------------------------------------------------	------------------

APPLICANTS

Padmanabha Venkitakrishnan
Shankar Venkataraman
Paul Keltcher
Stuart Siu

2112

TITLE

Cache coherent split transaction memory bus architecture and protocol for a multi processor chip device

ISSUING CLASSIFICATION												
ORIGINAL				CROSS REFERENCE(S)								
CLASS		SUBCLASS		CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)							
INTERNATIONAL CLASSIFICATION												

☐ Continued on Issue Slip Inside File Jacket

<input type="checkbox"/> TERMINAL DISCLAIMER	DRAWINGS		CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed. <input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S Patent. No. _____ 	_____ (Assistant Examiner) (Date)		NOTICE OF ALLOWANCE MAILED	
	_____ (Primary Examiner) (Date)		ISSUE FEE	
			Amount Due	Date Paid
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.	_____ (Legal Instruments Examiner) (Date)		ISSUE BATCH NUMBER	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 308. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

Form PTO-436A
(Rev. 6/99)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)